Page 310 - Anatomy of a Robot
P. 310
12_200256_Index 4/10/03 3:41 PM Page 295
Physical layer of OSI reference
channels in, 247–248
model in, 226–228
cooling for, 118
user datagram protocol (UDP)
privacy issues in, 260 unidirectional communication control systems, 61 INDEX 295
coprocessors for, 102
pulse distortion in, 230–231, in, 273–274 cost of, 74, 120
230, 231 Viterbi codes for, 240, 247, development time/expense in,
quadrature amplitude 252–257 74, 120–121
modulation (QAM) in, 238, voice, text to speech engines digital signal processing (DSP)
238, 255–256, 255, 256, 271 for, 274 in, 82, 85–88, 191–220
quadrature phase shift keying wired systems for, 271–274 display system in, 83, 104–106,
(QPSK) in, 271 wireless, 82, 106–107, 112–113
radio frequency (RF), 82, 269–270 embedded processors for,
106–107 comparable systems, 136 113–114
raised cosine filters (RCF) in, compilers, 99–100 execution time in, 115–117
230–231, 231 complementary metal oxide fabless semiconductors in, 82
Reed-Solomon checksums in, semiconductors (CMOS), FIR filters in, 216
244–245 167–168 freeware and, 76
retransmission in, ACK/NACK, complex instruction set game units and, 83
245–246 computer (CISC), 100,
general purpose processors in,
robustness of coding schemes 101–102 88–89
in, 230 complexity in control system hard disk drives in, 109–111
RS encoder/decoder, 250, 252 design, 46, 135
high level design (HDL)
RS232/432 standard for, composites, 283 specifications and, 113,
baseband, 232 compression strength, 284, 288
148–151
RS422 standard for, compression, 265–266 input/output (I/O) in (See also
baseband, 232 computation registers, 98–99
input/output), 103–108
run-length compression computer assisted design
instruction set in, 99–100
in, 266 (CAD), 150
security in, 266–269 computer hardware, 73–121 leveraging existing technology
in, 75–76
self-clocking in, 229 analog controllers in, 82–83 licensing of software and, 76
Shannon capacity limit in, analog type, 78–79
low-power units, personal
226–228, 226 application specific IC (ASIC)
shared access, 258–264 in, 82 digital assistants (PDAs), 83
memory in (See also memory),
signal to noise (S/N) ratio in, arithmetic capabilities of, 117
79–81, 90–98, 117–118
226–228, 226, 234–236, 235 array processors, 84
single/multiple error detection bandwidth and, 118 mixed signal circuitry in,
82–83
and correction in, 241–244 benchmarks for performance
spread spectrum (SS) in, in, 116–117, 119 multimedia extension (MMX)
instructions sets for, 102
263–264, 270 central processing unit (CPU)
spy hopping networks and, 176 in, 88 neural networks and, 79–81,
standards for baseband commercial off the shelf 80, 81
overhead and, 179
communications, 231–232 (COTS) hardware/software
symbol space in modulation in, 121 parallel processors in,
for, 236–238, 236, 237, 238 communication technology 83–85, 84
TCP error-free communication in, 82 performance of, 115–117
in, 273 complex instruction set peripherals for, 108–113
telephone networks for, 271 computer (CISC), 100, power supplies for,
time division shared access 101–102 90, 118, 119
systems, 261 connections and cables in, 111 printers in, 112
trellis coding in, 264–255 constraints in design, selection read only memory (ROM)
Turbo coding in, 256–257 of, 114–121 in, 101