Page 45 - Introduction to Microcontrollers Architecture, Programming, and Interfacing of The Motorola 68HC12
P. 45

22                            Chapter! Basic Computer Structure and the 6812

        manual for the 'A4, M68HC812A4TS/D, which describe their I/O systems. Motorola is
        generous with these manuals and maintains them better than we can in an appendix in
        this book, so we recommend that you order the manuals from Motorola that you need to
        accompany this book. Finally, if you are already an accomplished assembly language
        programmer on another computer or microcomputer, you might find this book too
        simple and spread out. We might offer Chapter 1 of the text Single- and Multiple-Chip
        Microcontroller Interfacing (G. J. Lipovski), as a condensed summary of much of the
        material in this text.

                             Do You Know These Terms?

        This is a list of all italicized words in this chapter. You should check these terms to be
        sure that you recognize their meaning before going on to the next chapter. These terms
        also appear in the index, with page numbers for reference, so you can look up those that
        you do not understand.

        von Neumann       random access    hexadecimal       memory
          computer          memory           number           (EEPROM)
        memory              (RAM)          machine code     serial peripheral
        controller        read only memory  machine          interface (SPI)
        data operator       (ROM)          debug            serial
        input-output (I/O)  volatile       assembler         communication
        register          nonvolatile      source code       interface (SCI)
        microprocessor    program          mnemonic         timer
        microcomputer     instruction      immediate        A/D converter
        single-chip       instruction cycle  addressing     erasable programmable
          microcontroller  fetch/execute   operand           read-only memory
        MPU                 cycle          direct addressing  (EPROM)
        byte              fetch            carry bit        programmable
        word              fetch phase        (carry)         read-only
        line              recall           condition code    memory
        wire              execute phase      register        (PROM)
        bus               accumulator      half-carry       memory map
        clock             effective address  static efficiency  flash memory
        clock cycle       one-address      dynamic          pulse-width
        clock rate          computer         efficiency      modulator
        clock frequency   addressing mode  clarity           (PWM)
        read              operation code   single-chip mode  Byte Data Link
        read/write line     byte           electrically       Communication
        write             operation code     erasable        Module (BDLC)
        access              (op code)        programmable
   40   41   42   43   44   45   46   47   48   49   50