Page 123 - DSP Integrated Circuits
P. 123

108                                         Chapter 3 Digital Signal Processing

             additions would be increased to 23. The required number of arithmetic operations
             per second for the 2-D DCTs is
                                                            6
                               486,000 • (16 + 16) • 16 = 248.8 10  Mult/s
             and
                                                            6
                               486,000 • (16 + 16) • 15 = 233.3 10  Add/s
                 Now, most standard signal processors are designed to perform a multiplica-
             tion and an addition concurrently. Hence, an algorithm with a poor balance
             between the number of multiplications and number of additions will be inefficient.
             We therefore decide to use a direct computation of the DCTs. The transposition of
             the intermediate array adds a significant number of operations for address calcu-
             lations in addition to overhead for I/O, etc. Hence, this work load is much too high
             for today's standard digital signal processors. However, the number of operations
             is reduced if a fast DCT algorithm is used, but even in this case the work load will
             be too large.



             REFERENCES

              [1] Afghahi M., Matsumura S., Pencz J., Sikstrom B., Sjostrom U., and
                  Wanhammar L.: An Array Processor for 2-D Discrete Cosine Transforms,
                  Proc. The European Signal Processing Conf., EUSIPCO-86, The Hague, The
                  Netherlands, Sept. 2-5,1986.
              [2] Agrawal J.P. and Ninan J.: Hardware Modifications in Radix-2 Cascade FFT
                  Processors, IEEE Trans, on Acoustic, Speech, and Signal Processing, Vol.
                  ASSP-26, No. 2, pp. 171-172, April 1978.
              [3] Ahmed N., Natarjan T, and Rao K.R.: Discrete Cosine Transform, IEEE
                  Trans, on Computers, Vol. C-23, No. 1, pp. 90-93, Jan. 1974.
              [4] Antoniou A.: Digital Filters: Analysis and Design, McGraw-Hill, New York,
                  1979.
              [5] Baskurt A., Prost R., and Goutte R.: Iterative Constrained Restoration of DCT-
                  Compressed Images, Signal Processing, Vol. 17, No. 3, pp. 201-211, July 1989.
              [6] Bellanger M.: Digital Processing of Signals, John Wiley & Sons, Chichester,
                  1984.
              [7] Blahut R.E.: Fast Algorithms for Digital Signal Processing, Addison-Wesley,
                  Reading, MA, 1987.
              [8] Bowen B.A. and Brown W.R.: System Design, Volume II of VLSI Systems
                  Design for Digital Signal Processing, Prentice Hall, Englewood Cliffs, NJ,
                  1985.
              [9] Bracewell R.N.: The Fourier Transform and Its Applications, McGraw-Hill,
                  New York, 1978.
             [10] Brigham E.O.: The Fast Fourier Transform, Prentice Hall, Englewood Cliffs,
                  NJ, 1988.
             [11] Chau K.K., Wang I.-R, and Eldridge C.L.: VLSI Implementation of a 2-D
                  DCT in a Compiler, Proc. ICASSP-91, Toronto, Canada, pp. 1233-1236,1991.
             [12] Chen C.H. (ed.): Signal Processing Handbook, Marcel Dekker, New York,
                  1988.
   118   119   120   121   122   123   124   125   126   127   128