Page 284 - System on Package_ Miniaturization of the Entire System

258 Cha pte r F o u r

97. Joel S. Peiffer, “Ultra-thin, loaded epoxy materials for use as embedded capacitor
layers,” Printed Circuit Design & Manufacture, April 2004, pp. 40–42.
98. M. Xu, T. H. Hubing, J. Chen, T. P. Van Doren, J. L. Drewnial, and R. E. DuBroff,
“Power-bus decoupling with embedded capacitance in printed circuit board
design,” IEEE Trans. Electromag. Compat., vol. 45, no. 1, February 2003, pp. 22–30.
99. John Andresakis, Takuya Yamamoto, Kaz Yamazaki, Yoshi Fukawa, and Glenn
Bennik, “Simulation of resonance reduction in PCBs utilizing embedded capaci-
tance,” IPCWorks 2005.
100. R. R. Tummala, M. Swaminathan, M. M. Tentzeris, J. Laskar, S. Gee-Kung, Chang
Sitaraman, D. Keezer, D. Guidotti, Zhaoran Huang Kyutae Lim, Lixi Wan, S. K.
Bhattacharya, V. Sundaram, Fuhan Liu, and P. M. Raj, “The SOP for miniaturized,
mixed-signal computing, communication, and consumer systems of the next
decade,” IEEE Transactions on Advanced Packaging, vol. 27, issue 2, May 2004,
pp. 250–267.
101. John Savic, Robert T. Croswell, Aroon Tungare, Greg Dunn, Tom Tang, Robert
Lempkowski, Max Zhang, and Tien Lee, “Embedded passives technology imple-
mentation in RF applications,” IPC Printed Circuits Expo, 2002.