Page 1142 - The Mechatronics Handbook
P. 1142

The third major trend in embedded microprocessors is aggressive adoption of high-performance
                                 techniques. Traditionally, embedded microprocessors are slow to adopt high-performance architecture
                                 and implementation techniques. They also tend to reuse software development tools, such as compilers
                                 from the computer microprocessor domain. However, due to the rapid increase of required performance
                                 in embedded markets, the embedded microprocessor vendors are now making fast moves in adopting
                                 high-performance techniques. This trend is especially clear in the DSP microprocessors. Texas Instru-
                                 ments, Motorola/Lucent, and Analog Devices have all announced aggressive EPIC DSP microprocessors
                                 to be shipped before the Intel/HP IA-64 EPIC microprocessors.

                                 Microprocessor Market Trends
                                 Readers who are interested in market trends for microprocessors are referred to Microprocessor Report, a
                                 periodical publication by MicroDesign Resources (www.MDRonline.com). In every issue, there is a sum-
                                 mary of microarchitecture features, physical characteristics, availability, and pricing of microprocessors.

                                 References
                                  1. Turley, J., RISC volume gains but 68K still reigns, Microprocessor Report, vol. 12, pp. 14–18, Jan. 1998.
                                  2. Hennessy, J.L. and Patterson, D.A., Computer Architecture A Quantitative Approach, Morgan Kaufman,
                                     San Francisco, CA, 1990.
                                  3. Smith, J.E., A study of branch prediction strategies, Proceedings of the 8th International Symposium
                                     on Computer Architecture, pp. 135–14, May 1981.
                                  4. Hwu, W.W. and Conte, T.M., The susceptibility of programs to context switching, IEEE Transactions
                                     on Computers, vol. C-43, pp. 993–1003, Sept. 1994.
                                  5. Gwennap, L., Klamath extends P6 family, Microprocessor Report, Vol. 1, pp. 1–9, February 1997.
                                  6. Tomasulo, R.M.,  An efficient algorithm for exploiting multiple arithmetic units,  IBM Journal of
                                     Research and Development, vol. 11, pp. 25–33, Jan. 1967.
                                  7. Allen, J.R. et al., Conversion of control dependence to data dependence, Proceedings of the 10th ACM
                                     Symposium on Principles of Programming Languages, pp. 177–189, Jan. 1983.
                                  8. Kathail, V., Schlansker, M.S., and Rau, B.R., HPL PlayDoh architecture specification: Version 1.0,
                                     Tech. Rep. HPL-93-80, Hewlett-Packard Laboratories, Palo Alto, CA, Feb. 1994.
                                  9. Mahlke, S.A. et al., Sentinel scheduling: a model for compiler-controlled speculative execution, ACM
                                     Transactions on Computer Systems, vol. 11, Nov. 1993.
                                 10.Embedded Microprocessor Forum (San Jose, CA), Oct. 1998.



























                                 ©2002 CRC Press LLC
   1137   1138   1139   1140   1141   1142   1143   1144   1145   1146   1147