Page 246 - DSP Integrated Circuits
P. 246
6.3 Precedence Graphs 231
Figure 6.8 Latency and throughput for a multiplication y = a • x using bit-parallel
arithmetic
Figure 6.9 Latency and throughput for a multiplication y = a • x using bit-serial
arithmetic with: (a) least significant bit (LSB) first, and (b) most significant
bit (MSB) first
