Page 386 - A Practical Guide from Design Planning to Manufacturing

356 Chapter Eleven

®
®
®
®
“Intel Pentium Processor Extreme Edition and Intel Pentium D Processor Specification
Update.” Version 6, Intel Document Number 306832-006, August 2005.
IEEE 1149.1. “IEEE Standard Test Access Port and Boundary Scan Architecture.” Institute
of Electrical and Electronics Engineers, 2001.
Josephson, Don Douglas et al. “Design Methodology for the McKinley Processor.”
International Test Conference, Baltimore, MD: 2001. [A very readable and detailed
description of the DFT circuits and methodology used in debugging the first Itanium 2.
Includes good descriptions of example bugs, their discovery and resolution.]
Josephson, Doug and Bob Gottlieb. “The Crazy Mixed up World of Silicon Debug.” IEEE
Custom Integrated Circuits Conference, Orlando, FL: 2004. [A great overview of the
challenges, methods, and “craziness” of silicon debug.]
Lee, Leonard et al. “On Silicon-Based Speed Path Identification”, Proceedings of the 23rd
IEEE VLSI Test Symposium, Palm Springs, CA: 2005.
Livengood, Richard and Donna Medeiros. “Design for (Physical) Debug for Silicon
Microsurgery and Probing of Flip-Chip Packaged Integrated Circuits.” International Test
Conference, Atlantic City, NJ: 1999. [Describes using FIB editing for both probing and
circuit edits.]
McCluskey, Edward. Logic Design Principles with Emphasis on Testable Semicustom
Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1986.
Nagle, Troy et al. “Design for Testability and Built-In Self Test: A Review.” IEEE
Transactions on Industrial Electronics, vol. 36, May 1989, pp. 129–140.
Nelson, Rick. “Affordable ATE: From Lab to Fab.” Test & Measurement World, November 1,
2002.
Rabaey, Jan et al. Digital Integrated Circuits: A Design Perspective. 2d ed., Englewood Cliffs,
NJ: Prentice-Hall, 2003.
Rajsuman, Rochit. System-on-a-Chip Design and Test. London: Artech House, 2000.
“Revision Guide for AMD Athlon TM 64 and AMD Opteron TM Processors.” Revision 3.57, AMD
Publication #25759, August 2005.
Rootselaar, Gert Jan van and Bart Vermeulen. “Silicon Debug: Scan Chains Alone Are Not
Enough.” International Test Conference, Atlantic City, NJ: 1999.
Sherwood, Timothy and Brad Calder. “Patchable Instruction ROM Architecture.”
International Conference on Compiler, Architecture, and Synthesis for Embedded
Systems, Atlanta, GA: November 2001, pp.24–33.
Tam, Simon et al. “Clock Generation and Distribution for the First IA-64 Microprocessor.”
IEEE Journal of Solid State Circuits, vol. 35, 2000, pp. 1545–1552. [Describes local clock
skew and on-die clock shrink circuits implemented in the Itanium processor.]
Yee, Wai Mun et al. “Laser Voltage Probe (LVP): A Novel Optical Probing Technology for
Flip-Chip Packaged Microprocessors.” Proceedings of the 7th IPFA, Singapore: 1999.