Page 139 - Phase-Locked Loops Design, Simulation, and Applications
P. 139
During fastlock in many PLL frequency synthesizer ICs, the detector gain K is switched to
P
a higher value—for instance, K PFL = K · K , where K PFL is the
FL
P
Printed from Digital Engineering Library @ McGraw-Hill (www.Digitalengineeringlibrary.com).
Copyright ©2004 The McGraw-Hill Companies. All rights reserved.
Any use is subject to the Terms of Use as given at the website.
