Page 36 - Phase-Locked Loops Design, Simulation, and Applications
P. 36

Figure 2.15 Plot of the averaged duty cycle of the PFD output signal    versus frequency
                              ratio ω /ω ′. This curve depicts the behavior of the PFD in the unlocked state of
                                     1
                                        2
                              the DPLL.


             Printed from Digital Engineering Library @ McGraw-Hill (www.Digitalengineeringlibrary.com).
             Copyright ©2004 The McGraw-Hill Companies. All rights reserved.
             Any use is subject to the Terms of Use as given at the website.
   31   32   33   34   35   36   37   38   39   40   41