Page 195 -
P. 195
RAS OE WE CAS Timing and control Row Memory array • de- (2048 2048 4) • coder • • • • Data input D1 buffer D2 Refresh circuitry D3 Data output D4 buffer Column decoder
4)
*
MUX
Typical 16 Megabit DRAM (4M
Refresh counter Row address buffer Column address buffer
Figure 5.3
A0 A1 • • • A10
165
