Page 196 -

D1 D2 D3 D4

Data input buffer Data output buffer

Memory array (2048 2048 4) • • • Refresh circuitry Column decoder

OE

WE Timing and control • • •

CAS

RAS Row de- coder

4)
*
MUX
Typical 16 Megabit DRAM (4M

Refresh counter Row address buffer Column address buffer

Figure 5.3

A0 A1 • • • A10

165