Page 207 -

CAC Column address counter MR Mode register

DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 Refresh counter

DQM RC
Data I/O buffers
Column decoder Cell array memory bank 1 (2 Mb 8) DRAM Row decoder Sense amplifiers circuitry Data control Column decoder Cell array memory bank 3 (2 Mb 8) DRAM Row decoder Sense amplifiers

Column decoder Cell array memory bank 0 (2 Mb 8) DRAM Row decoder Sense amplifiers signal Control generator MR Column decoder Cell array memory bank 2 (2 Mb 8) DRAM Row decoder Sense amplifiers

CKE buffer CLK buffer Address buffers (14) RC CAC CS RAS decoder CAS Command WE Synchronous Dynamic RAM (SDRAM)

A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A11 A12 A13 A10 Figure 5.12
CKE CLK

175