Page 102 - System on Package_ Miniaturization of the Entire System

78 Cha pte r T w o

29. K. Keutzer, S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli,
“System-level design: orthogonalization of concerns and platform-based designs,”
IEEE Transactions on Computer-Aided Design, vol. 19, no. 12, December 2000.
30. Alberto Sangiovanni-Vincentelli et al., “Platform-based design,” http://www.gigascale.
org/pubs/141/platformv7eetimes.pdf.
31. Alberto Sangiovanni-Vincentelli et al., “Benefits and Challenges for Platform-Based
Designs,” Proceedings of the 2004 Design Automation Conference.
32. G. Carpenter, “Low Power SOC for IBM’s PowerPC Information Appliance
Platform,” http://www.research.ibm.com/arl.
33. Wayne Wolf, “The future of multiprocessor systems-on-chips,” Proceedings of the
2004 Design Automation Conference, pp. 681–685.
34. Gary Smith, “Platform-based design: does it answer the entire SOC challenge?”
Design Automation Conference, 2004.
35. A. Sangiovanni-Vincentelli and G. Martin, “A vision for embedded systems: Platform-
based design and software methodology,” IEEE Design and Test of Computers, vol. 18,
no. 6, 2001, pp. 23–33.
36. F. Vahid and T. Givargis, “Platform tuning for embedded systems design,” IEEE
Computer, vol. 34, no. 3, March 2001, pp. 112–114.
37. Jan Crols and Michiel Steyaert, CMOS Wireless Transceiver Design, Springer, 1997.
38. R. Saleh, S. Z. Hussain, S. Rochel and D. Overhauser, Clock skew verification in the pres-
ence of IR-drop in the power distribution network, IEEE Transactions on Computer Aided
Design of Integrated Circuits and Systems, vol. 19, issue 6, June 2000, pp. 635–644.