Page 174 - System on Package_ Miniaturization of the Entire System

Stacked ICs and Packages (SIP) 149

Cu bonded interconnects in 3D integrated circuits,” IEEE IEDM, 2007, pp. 13.5.1–
13.5.3.
81. F. Niklaus, S. Haasl, and G. Stemme, “Arrays of monocrystalline silicon micro-
mirrors fabricated using CMOS compatible transfer bonding,” IEEE Journal of
Microelectromechanical Systems, vol. 12, no. 4, 2003, pp. 465–469.
82. F. Niklaus, J. Pejnefors, M. Dainese, M. Häggblad, P.-E. Hellström, U. Wållgren, and
G. Stemme, “Characterization of transfer-bonded silicon bolometer arrays,” Proc.
SPIE, vol. 5406, 2004, pp. 521–530.
83. J.-Q. Lu, A. Jindal, P.D. Persans, T.S. Cale, and R.J. Gutmann, “Wafer-level assem-
bly of heterogeneous technologies,” The International Conference on Compound
Semiconductor Manufacturing Technology, 2003, available on http://www.gaasmantech.
org/Digests/2003/index.htm (Access date: Dec. 4, 2007)
84. C. Christensen, P. Kersten, S. Henke, and S. Bouwstra, “Wafer through-hole intercon-
nections with high vertical wiring densities,” IEEE Trans. Components, Packaging and
Manufacturing Technol. A, vol. 19, 1996, p. 516.
85. J. Gobet et al., “IC compatible fabrication of through-wafer conductive vias,” Proc.
SPIE—The International Society for Optical Engineering, vol. 3223, 1997, pp. 17–25.
86. M. Despont, U. Drechsler, R. Yu, H. B. Pogge, and P. Vettiger, Journal of
Microelectomechanical Systems, vol. 13, no. 6, 2004, pp. 895–901.
87. S. Gupta, M. Hilbert, S. Hong, and R. Patti, “Techniques for producing 3D ICs with
high-density interconnect,” Proc. 21st International VLSI Multilevel Interconnection
Conference, Waikoloa Beach, HI, 2004. pp. 93–97.
88. K. Takahashi et al., “Process integration of 3D chip stack with vertical interconnec-
tion,” Proc. 54th Electronic Components and Technology Conference, 2004, vol. 1, pt. 1,
pp. 601–609.
89. C. A. Bower et al., “High density vertical interconnects for 3-D integration of silicon
integrated circuits,” Proc. 56th Electronic Components and Technology Conference, 2006,
pp. 399–403.
90. P. Benkart et al., “3D chip stack technology using through-chip interconnects,” IEEE
Design & Test of Computers, vol. 22, no. 6, 2005, pp. 512–518.
91. D. J. Bodendorf, K. T. Olson, J. P. Trinko, and J. R. Winnard, ‘‘Active silicon chip
carrier,’’ IBM Tech. Disclosure Bull., vol. 7, 1972, p. 656.
92. J. U. Knickerbocker et al., “Three dimensional silicon integration using fine pitch
interconnection, silicon processing and silicon carrier packaging technology,” Proc.
IEEE Custom Integrated Circuits Conference, 2005, pp. 659–662.
93. V. Kripesh et al., “Three-dimensional system-in-package using stacked silicon
platform technology,” IEEE Transactions on Advanced Packaging, vol. 28, no. 3, 2005,
pp. 377–386.
94. P. Garrou, private communication, 2007.