Page 171 - System on Package_ Miniaturization of the Entire System

146 Cha pte r T h ree

26. B. Chylak and I. W. Qin, “Packaging for multi-stack die applications,” Semiconductor
International, June 2004, available on http://www.semiconductor.net/article/CA420735.
html (Access date: Dec. 4, 2007).
27. B. Miles, V. Perelman, Y. W. Heo, A. Yoshida, and R. Groover, “3-D packaging for
wireless applications,” Semiconductor International, February 2004, pp. 11–14.
28. M. Karnezos, “Stacked-die packaging: Technology toolbox, step 8,” Advanced
Packaging, vol. 13, no. 8, 2004, pp. 41–44.
29. B. Chylak, S. Tang, L. Smith, and F. Keller, “Overcoming the key barriers in 35 μm
pitch wire bond packaging: Probe, mold, and substrate solutions and trade-offs,”
27th Annual IEEE/SEMI International Electronics Manufacturing Technology Symposium,
2002. July 17–18, 2002, pp. 177–182.
30. W. Weber, “Three-dimensional integration of silicon chips for automotive applica-
tions,” Mater. Res. Soc. Symp. Proc., vol. 970, 2007, p. 0970-Y03-01.
31. D. Zoba, “Stacked flip chip CSP development,” 8th Annual KGD Workshop,
September 10, 2001, available on http://www.napakgd.com/previous/kgd2001/pdf/
5-3_Zoba.pdf (Access date: Dec. 4, 2007).
32. M. Karnezos, F. Carson, and R. Pendse, “3D packaging promises performance, reli-
ability gains with small footprints and lower profiles,” Chip Scale Review, January/
February 2005, available on http://www.chipscalereview.com/archives/0105/article.php?
type=feature&article=f6 (Access date: Dec. 4, 2007).
33. T. Iwasaki, M. Watanabe, S. Baba, Y. Hatanaka, S. Idaka, Y. Yokoyama, and M. Kimura,
“Development of 30 micron pitch bump interconnections for COC-FCBGA,” Proc. 56th
Electronic Components and Technology Conference, May 30–June 2, 2006, pp. 1216–1222.
34. Renesas Technology, “Focus on: Packaging new SiP structure: chip-on-chip technology
achieves world-leading fine-pitch connections,” Renesas edge, vol. 13, 2006, p. 20.
35. K. D. Gann, “Neo-Stacking Technology,” available on http://www.irvine-sensors.com/
pdf/Neo-Stacking%20Technology%20HDI-3.pdf (Access date: Dec. 04, 2007)
36. K. D. Gann, “High density packaging of flash memory,” Proc. Seventh Biennial IEEE
Nonvolatile Memory Technology Conference, June 22–24, 1998, pp. 96–98.
37. A. Vindasius, M. Robinson, L. Jacobsen, and D. Almen, “Stacked die BGA or LGA
component assembly,” US Patent 7,215,018 B2, 2007.
38. G. A. Rinne and P. A. Deane, “Microelectronic packaging using arched solder col-
umns,” US Patent 5,963,793, 1999.
39. B.-W. Lee, J.-Y. Tsai, H. Jin, C. K. Yoon, and R. R. Tummala, “New 3D chip stack-
ing SIP technology by wire-on-bump (WOB) and bump-on-flex (BOF),” Proc. 56th
Electronic Components and Technology Conference, May 30–June 2, 2006, pp. 819–824.
40. P. Garrou, “Future ICs Go Vertical,” Semiconductor International, February 2005,
available on http://www.semiconductor.net/article/CA499680.html (Access date: Dec. 4,
2007).
41. K. Hatada, “Stack type semiconductor package,” US Patent 4,996,583, 1991.
42. M. Waki, J. Kasai, T. Aoki, T. Honda, and H. Sato, “Semiconductor device having a
plurality of chips,” US Patent 5,530,292, 1996.
43. H. Shokrgozar, L. Reeves, and B. Heggli, “Stacked silicon die carrier assembly,” US
Patent 5,434,745, 1995.
44. C. Val, “3D interconnection process for electronic component package and resulting
3D components,” US Patent 5,526,230, 1996.
45. L. J. Smith, “Package-on-package: The story behind this industry hit,” Semiconductor
International, June 2007, available on http://www.semiconductor.net/article/CA6445430.
html (Access date: Dec. 04, 2007).