Page 128 -

9
8
h
7
6
5
DATA-1 DATA-3 DATA-2 e Byte enable Byte enable g i f Wait Wait Data transfer Data transfer Data phase Data phase Wait state Wait state Bus transaction
4 Data transfer
Byte enable Data phase Wait state

d

3 Wait

c
ADDRESS BUS CMD
b
2 Address phase

a PCI Read Operation

1

CLK FRAME# AD C/BE# IRDY# TRDY# DEVSEL# Figure 3.23

101