Page 285 - DSP Integrated Circuits

270 Chapter 6 DSP Algorithms

[4] Chung J. and Parhi K.: Pipelined Lattice and Wave Digital Recursive Filters,
Kluwer Academic Pub., Boston 1996.
[5] Claesen L., De Man H.J., and Vandewalle J.: Delay Management Algorithms
for Digital Filter Implementations, Proc. Sixth European Conf. on Circuit
Theory and Design, ECCTD-83, pp. 479-482, Stuttgart, FRG., Sept. 1983.
[6] Crochiere R.E.: Digital Network Theory and Its Application to the Analysis
and Design of Digital Filters, Ph.D. Diss., MIT, Cambridge, Mass., May 1974.
[7] Crochiere R.E. and Oppenheim A.V.: Analysis of Linear Digital Networks,
Proc. IEEE, Vol. 63, No. 4, pp. 581-595, April 1975.
[8] Danielsson P.-E. and Levialdi S.: Computer Architectures for Pictorial
Information Systems, Computer Magazine, pp. 53-67, Nov. 1981.
[9] Fettweis A.: Realizability of Digital Filter Networks, Archiv. Elektr.
Ubertragungstechnik, Vol. 30, No. 2, pp. 90-96, Feb. 1976.
[10] Hatamian M. and Parhi K.K.: An 85-MHz Fourth-Order Programmable IIR
Digital Filter Chip, J. Solid-State Circuits, Vol. SC-27, No. 2, pp. 175-183,
Feb. 1992.
[11] Kleine U. and Bohner M.: A High-Speed Wave Digital Filter Using Carry-
Save Arithmetic, Proc. ESSCIRC87, Bad-Soden, pp. 43-46,1987.
[12] Langefors B.: Theoretical Analysis of Information Systems, Auerbach Pub.,
Philadelphia, PA, 1973.
[13] Lee E.A. and Messerschmitt D.G.: Pipeline Interleaved Programmable DSPs:
Architecture, IEEE Trans. Acoust., Speech, and Signal Processing, Vol. ASSP-
35, No. 9, pp. 1320-1333, Sept. 1987.
[14] Lee E.A. and Messerschmitt D.G.: Pipeline Interleaved Programmable DSPs:
Synchronous Data Flow Programming, IEEE Trans. Acoust., Speech, and
Signal Processing, Vol. ASSP-35, No. 9, pp. 1334-1345, Sept. 1987.
[15] Leiserson C.E., Rose F.M., and Saxe J.B.: Optimizing Synchronous Circuitry
by Retiming, 3rd Caltech Conf. on VLSI, pp. 87-116, Pasadena, March 1983.
[16] Loomis H.H. and Sinha B.: High Speed Recursive Digital Filter Realizations,
Circuits, Systems, and Signal Processing, Vol. CSSP-3, No. 3, pp. 267-294,
1984.
[17] Parhi K.K.: Look-Ahead in Dynamic Programming and Quantizer Loops,
ISCAS-89, pp. 1382-1387, Portland, OR, May 1989.
[18] Parhi K.K. and Messerschmitt D.G.: Pipeline Interleaving and Parallelism in
Recursive Digital FiltersPart I: Pipelining Using Scattered Look-Ahead and
Decomposition, IEEE Trans. Acoust., Speech, and Signal Processing, Vol.
ASSP-37, No. 7, pp. 1099-1117, July 1989.
[19] Parhi K.K. and Messerschmitt D.G.: Pipeline Interleaving and Parallelism in
Recursive Digital FiltersPart II: Pipelining Incremental Block Filtering,
IEEE Trans. Acoust., Speech, and Signal Processing, Vol. ASSP-37, No. 7, pp.
1118-1134, July 1989.
[20] Parhi K.K.: Algorithm Transformation Techniques for Concurrent
Processors, Proc. IEEE, Vol. 77, No. 12, pp. 1879-1895, Dec. 1989.
[21] Parhi K.K.: Pipelining in Dynamic Programming Architectures, IEEE Trans.
Acoust., Speech, and Signal Processing, Vol. ASSP-39, No. 4, pp. 1442-1450,
June 1991.
[22] Parhi K.K.: Pipelining in Algorithms with Quantizer Loops, IEEE Trans, on
Circuits and Systems, CAS-38, No. 7, pp. 745-754, July 1991.