Page 371 - DSP Integrated Circuits
P. 371
356 Chapter 7 DSP System Design
latency of three time units and the multiplications b and c have a latency of
seven time units, and each addition has a latency of one time unit. The filter
is to be implemented with T sampi e = 5 time units.
(a) Determine the minimal sample period T mi n.
(b) Determine the precedence graph of the filter.
(c) What is the minimal number of required processing elements?
(d) Schedule the operations.
Figure P7.23
