Page 244 - Semiconductor Manufacturing Handbook
P. 244

Geng(SMH)_CH16.qxd  04/04/2005  19:54  Page 16.11




                                                        ECD FUNDAMENTALS

                                                                                     ECD FUNDAMENTALS  16.11

                                  21. Ritzdorf, T., et al., “Self-Annealing of Electrochemically Deposited Copper Films in Advanced Interconnect
                                     Applications,” Proceedings of the International Interconnect Technology Conference, Burlingame, CA,
                                     pp. 106–108, 1998.
                                  22. Tsai, M. H., et al., “Reliability of Dual Damascene Cu Metallization,”  Proceedings of the International
                                     Interconnect Technology Conference, p. 214, 2000.
                                  23. Steinlesberger, G., et al., “Microstructure of Cu Damascene Nano-Interconnects,” Advanced Metallization
                                     Conference, p. 345, 2002.
                                  24. Wu, W., et al., “Resistivity of Ultra-narrow Cu Interconnects Fabricated with Electron Beam Lithography,”
                                     Advanced Metallization Conference, p. 345, 2002.
                                  25. Brongersma, S. H., et al., “Non-Correlated Behavior of Sheet Resistance and Stress During Self-Annealing
                                     of Electroplated Copper,”  Proceedings of the International Interconnect Technology Conference, p. 290,
                                     1999.
                                  26. Brongersma, S. H., et al., “A Grain Size Limitation Inherent to Electroplated Copper Films,” Proceedings of
                                     the International Interconnect Technology Conference, p. 31, 2000.
                                  27. Hogan, B. M., “Microstructural Stability of Copper Electroplate,” AESF Conference—SUR/FIN ’84.
                                  28. Stoychev, D. S., and M. S. Aroyo, “The Influence of Pulse Frequency on the Hardness of Bright Copper
                                     Electrodeposits,” Plating and Surface Finishing, pp. 26–28, 1997.
                                  29. Tomov, I. V., D. S. Stoychev, and I. B. Vitanova, “Recovery and Recrystallization of Electrodeposited Bright
                                     Copper Coatings at Room  Temperature. II. X-ray Investigation of Primary Recrystallization,”  J. Appl.
                                     Electrochem., Vol. 15, pp. 887–894, 1985.
                                  30. Harper, J. M. E., et al., in D. Edelstein, T. Kikkawa, M. Ozturk, K. Tu, and E. J. Weitzman (eds.), MRS
                                     Symposium Proceedings: Advanced Interconnects and Contacts, San Francisco, CA, Vol. 564, pp. 387–392,
                                     1999.
                                  31. Ritzdorf, T., et al., “Comparative Investigation of Plating Conditions on Self-Annealing of Electrochemically
                                     Deposited Copper Films,” Proceedings of the International Interconnect Technology Conference, p. 287,
                                     1999.
                                  32. Stoychev, D. S., et al., “Influence of the Inclusions in Thick Copper Coatings on their Physico-Mechanical
                                     Properties,” Polygrafia Russ., Vol. 9, p. 37, 1984.
                                  33. Stoychev, D. S., I. V. Tomov, and I. B. Vitanova, “Recovery and Recrystallization of Electrodeposited Bright
                                     Copper Coatings at Room  Temperature. I. Microhardness in Relation to Coating Structure,”  J. Appl.
                                     Electrochem., Vol. 15, No. 6, pp. 879–886, 1985.
                                  34. Jiang, Q., R. Mikkola, and B. Carpenter, “Room Temperature Film Property Changes in Electro-Deposited
                                     Cu Thin Films,” AMC 1998, p. 177, 1999.
                                  35. Maitani, T., et al., “Mechanism of Defect Formation in the Micro Cu Wiring,” Peaks in Plating, Semitool,
                                     2004.
                                  36. Nogami,  T., et al., “Characterization of the Cu/Barrier Metal Interface for Copper Interconnects,”
                                     Proceedings of the International Interconnect Technology Conference, pp. 298–300, 1998.
                                  37. Ritzdorf et al., “Design and Modeling of Equipment Used in Electrochemical Processes for Microelectronics,”
                                     IBM J. R&D, submitted for publication.
                                  38. Int’l Tech. Roadmap for Semiconductors, 2003. Available at: http://public.itrs.net/.
                                  39. Zschech et al., “Reliability of Copper Inlaid Structures—Geometry and Microstructure Effects,” AMC,
                                     pp. 305–311, 2002.
                                  40. Kastenmeier, B., K. Pfeifer, and A. Knorr, “Porous Low-k Materials and Effective k,” Semicond. Int., p. 87,
                                     2004.
                                  41. Bill, L., “Electroless CoWP Boosts Copper Reliability, Device Performance,” Semicond. Int., pp. 95–100,
                                     2004.











                             Downloaded from Digital Engineering Library @ McGraw-Hill (www.digitalengineeringlibrary.com)
                                        Copyright © 2004 The McGraw-Hill Companies. All rights reserved.
                                          Any use is subject to the Terms of Use as given at the website.
   239   240   241   242   243   244   245   246   247   248   249