Page 464 - DSP Integrated Circuits
P. 464
10.5 Clocking of Synchronous Systems 449
Figure 10.21 Signal transitions in a dynamic shift register during one clock phase
Figure 10.22 Two-phase clock structure using dual latches
