Page 140 - System on Package_ Miniaturization of the Entire System
P. 140

FIGURE 3.41  A cross-sectional view of a four-chip PoP on a mobile handset. [45]






                                                             Metallization

                                                                                     Package 1
                                     Bare die

                                                                                     Package 2

                                                                       Substrate
                       Solder
                                (a)                                       (b)























                                                  (c)
               FIGURE 3.42  Variations of PoP stacking by (a) embedded solder interconnection [46], (b) area array
               interconnection [47], and (c) side-metallization [48].

                                                                                          115
   135   136   137   138   139   140   141   142   143   144   145